ARM Cortex R4F User Manual Page 11

  • Download
  • Add to my manuals
  • Print
  • Page
    / 64
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 10
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 11
ARM7 Architecture
Load/store architecture
Most instructions are RISCy
Some multi-register operations take multiple cycles
All instructions can be executed conditionally
ARM7 is a small, low power, 32-bit microprocessor.
Three-stage pipeline, each stage takes one clock cycle
Instruction fetch from memory
Instruction decode
Instruction execution.
Register read
A shift applied to one operand and the ALU operation
Register write
This limits the CPU max clock speed to around 80 MHz on a 0.35-
micron silicon process.
Page view 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 63 64

Comments to this Manuals

No comments