ARM ARM7TDMI Datasheet Page 31

  • Download
  • Add to my manuals
  • Print
  • Page
    / 42
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 30
Programmer’s Model
ARM7TDMI Data Sheet
ARM DDI 0029E
3-5
Open Access
FIQ mode has seven banked registers mapped to R8-14 (R8_fiq-R14_fiq). In ARM
state, many FIQ handlers do not need to save any registers. User, IRQ, Supervisor,
Abort and Undefined each have two banked registers mapped to R13 and R14,
allowing each of these modes to have a private stack pointer and link registers.
Figure 3-3: Register organization in ARM state
ARM State General Registers and Program Counter
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15 (PC)
R0
R1
R2
R3
R4
R5
R6
R7
R8_fiq
R9_fiq
R10_fiq
R11_fiq
R12_fiq
R13_fiq
R14_fiq
R15 (PC)
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_svc
R14_svc
R15 (PC)
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_abt
R14_abt
R15 (PC)
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_irq
R14_irq
R15 (PC)
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_und
R14_und
R15 (PC)
System & User FIQ Supervisor Abort IRQ Undefined
CPSR CPSR
SPSR_fiq
CPSR
SPSR_svc
CPSR
SPSR_abt
CPSR
SPSR_irq
CPSR
SPSR_und
ARM State Program Status Registers
= banked register
Page view 30
1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 41 42

Comments to this Manuals

No comments