ARM ARM926EJ-S User's Guide Page 244

  • Download
  • Add to my manuals
  • Print
  • Page
    / 402
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 243
Programmer’s Reference
4-78 Copyright © 2003-2010 ARM Limited. All rights reserved. ARM DUI 0224I
Figure 4-27 PCI_FLAGS register
PCI_SMAPx registers
The map registers provide memory address bits [31:28] of the AHB bus for PCI
accesses as shown in Figure 4-28 on page 4-79. In this example, PCI_SMAP2 contains
0x2
and this is used for the high bits for the AHB S address bus.
Table 4-53 PCI_FLAGS register format
Bits Description
[31:2] Reserved.
[1] Target abort flag. The bit value is the same as bit 38 of the Command Status
Register in the Xilinx PCI controller. This bit position is reserved for future use.
[0] Master abort flag. The bit value is the same as bit 39 of the Command Status
Register in the Xilinx PCI controller. This bit will be HIGH if an error occurred
while the PB926EJ-S was operating as a master.
Page view 243
1 2 ... 239 240 241 242 243 244 245 246 247 248 249 ... 401 402

Comments to this Manuals

No comments