ARM ARM926EJ-S User's Guide Page 32

  • Download
  • Add to my manuals
  • Print
  • Page
    / 402
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 31
Introduction
1-6 Copyright © 2003-2010 ARM Limited. All rights reserved. ARM DUI 0224I
1.2.1 System architecture
Figure 1-2 shows the architecture of the PB926EJ-S.
Figure 1-2 PB926EJ-S block diagram
MCIKMI
AACI
SCI
Interrupt
controller
3 x
UARTs
RTC
Timers
User
switches
Ethernet
Audio
Codec
LAN
91C911
Ethernet
User
LEDs
FPGA
ARM926EJ-S Dev. Chip
Multi-layer AHB and bus switch
CLCD
expansion
connector
OTG243
USB
2x16 char
LCD
display
VGA
DAC and
PAL
KMI
Serial
bus
Sec. interrupt
controller
DMA
expansion
I/O
LCD
SCI PCIUART USB
Control
registers
Clocks, reset, JTAG, configuration,
and control circuitry
Memory
expansion
connector
SDRAM
Flash
SRAM
Memory
expansion
connector
MUX
SSMC MPMC MBX
AHB bridges
CLCDC
32-bit
GPIO
SSP
Watch
dog
AHB bus
monitor
System
controller
DMAC
Trace Port
Adaptor
ARM 926EJ-S,
VFP9, and MOVE
USB debug
JTAG
interface
Chip scope
interface
Status
LEDs
Control
switches
JTAG
ETM9 JTAG
Realview Logic Tile
expansion connectors
(also shared connections to I/O
signals from GPIO, AHB monitor,
SCI, UART, SSP, and CLCD)
PB926EJ-S
APB
bridge
AHBM1
AHBM2
AHBS
Configuration
Keyboard
Mouse
Page view 31
1 2 ... 27 28 29 30 31 32 33 34 35 36 37 ... 401 402

Comments to this Manuals

No comments