ARM Cortex-M3 User Manual Page 17

  • Download
  • Add to my manuals
  • Print
  • Page
    / 41
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 16
17
Memory Protection Unit (MPU)
MPU provides access control for various memory regions
Zero Latency Memory Protection
8 register
-
stored regions
Same regions used for instructions and data
Minimum region size 32 Bytes (max 4GB)
No address translation or page tables
Configured via memory
-
mapped control registers
Page view 16
1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 40 41

Comments to this Manuals

No comments